João Carlos Viegas Martins Bispo


AuthID: R-000-6X6

Confirmed Publications: 67



11
TITLE: Pegasus: Performance Engineering for Software Applications Targeting HPC Systems  Full Text
AUTHORS: Pinto, Pedro; Bispo, Joao ; Cardoso, Joao ; Barbosa, Jorge Gomes ; Gadioli, Davide; Palermo, Gianluca; Martinovic, Jan; Golasowski, Martin; Slaninova, Katerina; Cmar, Radim; Silvano, Cristina;
PUBLISHED: 2022, SOURCE: IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, VOLUME: 48, ISSUE: 3
INDEXED IN: Scopus WOS DBLP CrossRef: 1
IN MY: ORCID | DBLP
12
TITLE: 12th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and 10th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, PARMA-DITAM 2021, January 19, 2021, Budapest, Hungary
AUTHORS: João Bispo ; Stefano Cherubin; José Flich;
PUBLISHED: 2021, SOURCE: 12th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 10th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, PARMA-DITAM 2021 in PARMA-DITAM@HiPEAC, VOLUME: 88
INDEXED IN: Scopus DBLP
IN MY: DBLP
13
TITLE: A Binary Translation Framework for Automated Hardware Generation  Full Text
AUTHORS: Paulino, N ; Bispo, J ; Ferreira, JC ; Cardoso, JMP ;
PUBLISHED: 2021, SOURCE: IEEE MICRO, VOLUME: 41, ISSUE: 4
INDEXED IN: Scopus WOS DBLP CrossRef
IN MY: ORCID | DBLP
14
TITLE: An Efficient Monte Carlo-Based Probabilistic Time-Dependent Routing Calculation Targeting a Server-Side Car Navigation System
AUTHORS: Vitali, E; Gadioli, D; Palermo, G; Golasowski, M; Bispo, J ; Pinto, P; Martinovic, J; Slaninova, K; Cardoso, JMP ; Silvano, C;
PUBLISHED: 2021, SOURCE: IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, VOLUME: 9, ISSUE: 2
INDEXED IN: Scopus WOS DBLP CrossRef: 5
IN MY: DBLP
15
TITLE: Building Beyond HLS: Graph Analysis and Others
AUTHORS: Pedro Filipe Silva; João Bispo ; Nuno Miguel Cardanha Paulino ;
PUBLISHED: 2021, SOURCE: CoRR, VOLUME: abs/2104.02676
INDEXED IN: DBLP
IN MY: ORCID | DBLP
16
TITLE: Formal verification of Matrix based MATLAB models using interactive theorem proving
AUTHORS: Gauhar, A; Rashid, A; Hasan, O; Bispo, J ; Cardoso, JMP ;
PUBLISHED: 2021, SOURCE: PEERJ COMPUTER SCIENCE, VOLUME: 7
INDEXED IN: Scopus WOS DBLP CrossRef: 3 Unpaywall
IN MY: ORCID | DBLP
17
TITLE: FPGAs as General-Purpose Accelerators for Non-Experts via HLS: The Graph Analysis Example
AUTHORS: Silva, Pedro Filipe; Bispo, Joao ; Paulino, Nuno ;
PUBLISHED: 2021, SOURCE: 20th International Conference on Field-Programmable Technology (ICFPT) in 2021 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT)
INDEXED IN: Scopus WOS DBLP CrossRef
IN MY: ORCID | DBLP
18
TITLE: Multi-language static code analysis on the LARA framework
AUTHORS: Gil Teixeira; João Bispo ; Filipe F Correia ;
PUBLISHED: 2021, SOURCE: SOAP@PLDI 2021: Proceedings of the 10th ACM SIGPLAN International Workshop on the State Of the Art in Program Analysis, Virtual Event, Canada, 22 June, 2021
INDEXED IN: Scopus DBLP CrossRef: 8
IN MY: ORCID | DBLP
19
TITLE: On the Performance Effect of Loop Trace Window Size on Scheduling for Configurable Coarse Grain Loop Accelerators
AUTHORS: Santos, Tiago; Paulino, Nuno ; Bispo, Joao ; Cardoso, Joao M. P. ; Ferreira, Joao C. ;
PUBLISHED: 2021, SOURCE: 20th International Conference on Field-Programmable Technology (ICFPT) in 2021 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT)
INDEXED IN: Scopus WOS DBLP CrossRef
IN MY: ORCID | DBLP
20
TITLE: Clava: C/C plus plus source-to-source compilation using LARA
AUTHORS: Bispo, J ; Cardoso, JMP ;
PUBLISHED: 2020, SOURCE: SOFTWAREX, VOLUME: 12
INDEXED IN: Scopus WOS DBLP CrossRef: 11
IN MY: ORCID | DBLP
Page 2 of 7. Total results: 67.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service