Toggle navigation
Publicações
Investigadores
Instituições
0
Entrar
Autenticação Federada
(Click on the image)
Autenticação local
Recuperação de Password
Register
Entrar
João Paulo de Castro Canas Ferreira
AuthID:
R-000-7A5
Publicações
Confirmadas
Para Validar
Document Source:
All
Document Type:
All Document Types
Proceedings Paper (57)
Article (28)
Book Chapter (7)
Editorial Material (3)
Year Start - End:
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
-
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
1997
1996
1995
1994
1993
Order:
Year Dsc
Year Asc
Cit. WOS Dsc
IF WOS Dsc
Cit. Scopus Dsc
IF Scopus Dsc
Title Asc
Title Dsc
Results:
10
20
30
40
50
Confirmed Publications: 95
21
TITLE:
A Parallel-Pipelined OFDM Baseband Modulator with Dynamic Frequency Scaling for 5G Systems
AUTHORS:
Mário Lopes Ferreira
;
João Canas Ferreira
; Michael Hübner;
PUBLISHED:
2018
,
SOURCE:
14th International Symposium on Applied Reconfigurable Computing, ARC 2018
in
Applied Reconfigurable Computing. Architectures, Tools, and Applications - 14th International Symposium, ARC 2018, Santorini, Greece, May 2-4, 2018, Proceedings,
VOLUME:
10824
INDEXED IN:
Scopus
DBLP
CrossRef
:
1
IN MY:
ORCID
|
DBLP
22
TITLE:
A Reconfigurable Custom Machine for Accelerating Cellular Genetic Algorithms
AUTHORS:
Santos, PV
;
José Carlos Alves
;
João Canas Ferreira
;
PUBLISHED:
2018
,
SOURCE:
U.Porto Journal of Engineering,
VOLUME:
2,
ISSUE:
2
INDEXED IN:
CrossRef
:
1
IN MY:
ORCID
23
TITLE:
An FPGA array for cellular genetic algorithms: Application to the minimum energy broadcast problem
Full Text
AUTHORS:
Pedro Vieira dos Santos;
Jose Carlos Alves
;
Joao Canas Ferreira
;
PUBLISHED:
2018
,
SOURCE:
18th Euromicro Conference on Digital System Design (DSD)
in
MICROPROCESSORS AND MICROSYSTEMS,
VOLUME:
58
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
:
4
IN MY:
ORCID
|
DBLP
24
TITLE:
Analysis and evaluation of an energy-efficient routing protocol for WSNs combining source routing and minimum cost forwarding
AUTHORS:
Fardin Derogarian Miyandoab
;
João C Canas Ferreira
;
Vítor M Grade Tavares
;
PUBLISHED:
2018
,
SOURCE:
Journal of Mobile Multimedia,
VOLUME:
14,
ISSUE:
14
INDEXED IN:
Scopus
CrossRef
:
4
IN MY:
ORCID
25
TITLE:
Analysis and Evaluation of anEnergy-Efficient Routing Protocol for WSNsCombining Source Routing and MinimumCost Forwarding
AUTHORS:
Fardin Derogarian
;
João Canas Ferreira
;
Vítor M Grade Tavares
;
PUBLISHED:
2018
,
SOURCE:
J. Mobile Multimedia,
VOLUME:
14,
ISSUE:
4
INDEXED IN:
DBLP
IN MY:
ORCID
|
DBLP
26
TITLE:
Design and Evaluation of a Low Power CGRA Accelerator for Biomedical Signal Processing
AUTHORS:
Helder H Avelar
;
João Canas Ferreira
;
PUBLISHED:
2018
,
SOURCE:
21st Euromicro Conference on Digital System Design, DSD 2018
in
21st Euromicro Conference on Digital System Design, DSD 2018, Prague, Czech Republic, August 29-31, 2018
INDEXED IN:
Scopus
DBLP
CrossRef
:
2
IN MY:
ORCID
|
DBLP
27
TITLE:
Flexible and Dynamically Reconfigurable FPGA-Based FS-FBMC Baseband Modulator
AUTHORS:
Mario Lopes Ferreira
;
Joao Canas Ferreira
;
PUBLISHED:
2018
,
SOURCE:
IEEE International Symposium on Circuits and Systems (ISCAS)
in
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS),
VOLUME:
2018-May
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
:
5
IN MY:
ORCID
|
DBLP
28
TITLE:
Evaluation of CGRA architecture for real-time processing of biological signals on wearable devices
AUTHORS:
Joao Lopes; Diogo Sousa;
Joao Canas Ferreira
;
PUBLISHED:
2017
,
SOURCE:
International Conference on Reconfigurable Computing and FPGAs (ReConFig)
in
2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG)
INDEXED IN:
WOS
DBLP
CrossRef
:
9
IN MY:
ORCID
|
DBLP
29
TITLE:
FPGA-based Implementation of a Frequency Spreading FBMC-OQAM Baseband Modulator
AUTHORS:
Miguel Carvalho;
Mario Lopes Ferreira
;
Joao Canas Ferreira
;
PUBLISHED:
2017
,
SOURCE:
24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)
in
2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS)
INDEXED IN:
WOS
DBLP
CrossRef
:
4
IN MY:
ORCID
|
DBLP
30
TITLE:
Generation of Customized Accelerators for Loop Pipelining of Binary Instruction Traces
Full Text
AUTHORS:
Nuno M C Paulino
;
Joao Canas Ferreira
;
Joao M P Cardoso
;
PUBLISHED:
2017
,
SOURCE:
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS,
VOLUME:
25,
ISSUE:
1
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
:
6
IN MY:
ORCID
|
ResearcherID
|
DBLP
Adicionar à lista
Marked
Marcar Todas
Export
×
Publication Export Settings
BibTex
EndNote
APA
CSV
PDF
Export Preview
Print
×
Publication Print Settings
HTML
PDF
Print Preview
Página 3 de 10. Total de resultados: 95.
<<
<
1
2
3
4
5
6
7
8
9
>
>>
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service