Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
Paulo Ferreira Godinho Flores
AuthID:
R-000-EBX
Publications
Confirmed
To Validate
Document Source:
All
Document Type:
All Document Types
Proceedings Paper (39)
Article (11)
Year Start - End:
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
-
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
1997
Order:
Year Dsc
Year Asc
Cit. WOS Dsc
IF WOS Dsc
Cit. Scopus Dsc
IF Scopus Dsc
Title Asc
Title Dsc
Results:
10
20
30
40
50
Confirmed Publications: 50
11
TITLE:
Multiple Tunable Constant Multiplications: Algorithms and Applications
AUTHORS:
Levent Aksoy
; Eduardo Costa;
Paulo Flores
;
Jose Monteiro
;
PUBLISHED:
2012
,
SOURCE:
IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
in
2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD)
INDEXED IN:
Scopus
WOS
IN MY:
ORCID
|
ResearcherID
12
TITLE:
Optimization Algorithms for the Multiplierless Realization of Linear Transforms
Full Text
AUTHORS:
Levent Aksoy
;
Eduardo Costa
;
Paulo Flores
;
Jose Monteiro
;
PUBLISHED:
2012
,
SOURCE:
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS,
VOLUME:
17,
ISSUE:
1
INDEXED IN:
Scopus
WOS
CrossRef
IN MY:
ORCID
|
ResearcherID
13
TITLE:
A hybrid algorithm for the optimization of area and delay in linear DSP transforms
AUTHORS:
Aksoy, L
;
Costa, E
;
Flores, P
;
Monteiro, J
;
PUBLISHED:
2011
,
SOURCE:
2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, VLSI-SoC 2011
in
2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, VLSI-SoC 2011
INDEXED IN:
Scopus
CrossRef
IN MY:
ORCID
14
TITLE:
An Efficient Low Power Multiple-Value Look-Up Table Targeting Quaternary FPGAs
AUTHORS:
Lazzari, C;
Fernandes, J
;
Flores, P
;
Monteiro, J
;
PUBLISHED:
2011
,
SOURCE:
20th International Workshop on Power and Timing Modeling, Optimization and Simulation
in
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION,
VOLUME:
6448
INDEXED IN:
Scopus
WOS
CrossRef
:
6
IN MY:
ORCID
15
TITLE:
Design of low-power multiple constant multiplications using low-complexity minimum depth operations
AUTHORS:
Aksoy, L
;
Costa, E
;
Flores, P
;
Monteiro, J
;
PUBLISHED:
2011
,
SOURCE:
21st Great Lakes Symposium on VLSI, GLSVLSI 2011
in
Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
INDEXED IN:
Scopus
CrossRef
IN MY:
ORCID
16
TITLE:
Efficient shift-adds design of digit-serial multiple constant multiplications
AUTHORS:
Aksoy, L
;
Lazzari, C
;
Costa, E
;
Flores, P
;
Monteiro, J
;
PUBLISHED:
2011
,
SOURCE:
21st Great Lakes Symposium on VLSI, GLSVLSI 2011
in
Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
INDEXED IN:
Scopus
CrossRef
IN MY:
ORCID
17
TITLE:
Finding the optimal tradeoff between area and delay in multiple constant multiplications
Full Text
AUTHORS:
Aksoy, L
; Costa, E;
Flores, P
;
Monteiro, J
;
PUBLISHED:
2011
,
SOURCE:
MICROPROCESSORS AND MICROSYSTEMS,
VOLUME:
35,
ISSUE:
8
INDEXED IN:
Scopus
WOS
CrossRef
IN MY:
ORCID
|
ResearcherID
18
TITLE:
Low power Multiple-value voltage-mode look-Up table for quaternary field programmable gate arrays
AUTHORS:
Lazzari, C
;
Fernandes, J
;
Flores, P
;
Monteiro, J
;
PUBLISHED:
2011
,
SOURCE:
Journal of Low Power Electronics,
VOLUME:
7,
ISSUE:
2
INDEXED IN:
Scopus
CrossRef
IN MY:
ORCID
19
TITLE:
Optimization of Area in Digit-Serial Multiple Constant Multiplications at Gate-Level
AUTHORS:
Aksoy, L
; Lazzari, C; Costa, E;
Flores, P
;
Monteiro, J
;
PUBLISHED:
2011
,
SOURCE:
IEEE International Symposium on Circuits and Systems (ISCAS)
in
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS)
INDEXED IN:
Scopus
WOS
CrossRef
IN MY:
ORCID
20
TITLE:
Optimization of gate-level area in high throughput multiple constant multiplications
AUTHORS:
Aksoy, L
; Costa, E;
Flores, P
;
Monteiro, J
;
PUBLISHED:
2011
,
SOURCE:
2011 20th European Conference on Circuit Theory and Design, ECCTD 2011
in
2011 20th European Conference on Circuit Theory and Design, ECCTD 2011
INDEXED IN:
Scopus
CrossRef
IN MY:
ORCID
Add to Marked List
Check All
Export
×
Publication Export Settings
BibTex
EndNote
APA
CSV
PDF
Export Preview
Print
×
Publication Print Settings
HTML
PDF
Print Preview
Page 2 of 5. Total results: 50.
<<
<
1
2
3
4
5
>
>>
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service