José Carlos Alves Pereira Monteiro


AuthID: R-000-85F

Confirmed Publications: 134



131
TITLE: Methodology for efficient estimation of switching activity in sequential logic circuits  Full Text
AUTHORS: Jose Monteiro ; Srinivas Devadas; Bill Lin;
PUBLISHED: 1994, SOURCE: Proceedings of the 31st Design Automation Conference in Proceedings - Design Automation Conference
INDEXED IN: Scopus
IN MY: ORCID | CIÊNCIAVITAE
132
TITLE: Precomputation-based sequential logic optimization for low power  Full Text
AUTHORS: Mazhar Alidina; Jose Monteiro ; Srinivas Devadas; Abhijit Ghosh; Marios Papaefthymiou;
PUBLISHED: 1994, SOURCE: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VOLUME: 2, ISSUE: 4
INDEXED IN: Scopus CrossRef
IN MY: ORCID | CIÊNCIAVITAE
133
TITLE: PRECOMPUTATION-BASED SEQUENTIAL LOGIC OPTIMIZATION FOR LOW POWER  Full Text
AUTHORS: ALIDINA, M; MONTEIRO, J ; DEVADAS, S; GHOSH, A; PAPAEFTHYMIOU, M;
PUBLISHED: 1994, SOURCE: 1994 IEEE/ACM International Conference on Computer-Aided Design in 1994 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS
INDEXED IN: Scopus WOS
IN MY: ResearcherID
134
TITLE: RETIMING SEQUENTIAL-CIRCUITS FOR LOW-POWER
AUTHORS: MONTEIRO, J ; DEVADAS, S; GHOSH, A;
PUBLISHED: 1993, SOURCE: 1993 IEEE/ACM International Conference on Computer-Aided Design in 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, VOLUME: 07, ISSUE: 02
INDEXED IN: Scopus WOS CrossRef: 3
IN MY: ORCID | CIÊNCIAVITAE
Page 14 of 14. Total results: 134.

footer slogan

Useful Links

Get Help

© 2025 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service