ProfileOfResearchers

Identified 94

TITLE: Design of a digitally programmable delay-locked-loop for a low-cost ultra wide band radar receiver
AUTHORS: Paulino, N; Serrazina, M; Goes, J ; Steiger Garcao, A ;
PUBLISHED: 2003, SOURCE: IEEE International Symposium on Circuits and Systems in PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING

INDEXED IN:

WOS

TITLE: Design of a digitally programmable delay-locked-loop for a low-cost ultra wide band radar receiver
AUTHORS: Paulina, N; Serrazina, M; Goes, J ; Steiger Garcao, A ;
PUBLISHED: 2003, SOURCE: Proceedings of the 2003 IEEE International Symposium on Circuits and Systems in Proceedings - IEEE International Symposium on Circuits and Systems, VOLUME: 1

INDEXED IN:

Scopus

TITLE: 2.7 V CMOS IF transceiver for PHS application
AUTHORS: Guang-Ming Yin; Kashif Ahmed; Danny Shamlou; Jorge Grilo; Sam Law; Ceasar Wong; Nuno Paulino;
PUBLISHED: 1998, SOURCE: Proceedings of the 1998 5th International Conference on Solid-State and Integrated Circuit Technology in International Conference on Solid-State and Integrated Circuit Technology Proceedings

INDEXED IN:

Scopus

IN MY:

ORCID

TITLE: Programmable CMOS Switched-Capacitor Biquad Using Quasi-Passive Algorithmic DAC's
AUTHORS: Paulino, N; J.E Franca; F.P Martins;
PUBLISHED: 1995, SOURCE: IEEE Journal of Solid-State Circuits, VOLUME: 30, ISSUE: 6

INDEXED IN:

Scopus