Leonel Augusto Pires Seabra Sousa
AuthID: R-000-93B
111
TITLE: DATA-AIDED FAST BEAMFORMING SELECTION FOR 5G
AUTHORS: Gante, J; Falcao, G ; Sousa, L;
PUBLISHED: 2018, SOURCE: IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) in 2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP)
AUTHORS: Gante, J; Falcao, G ; Sousa, L;
PUBLISHED: 2018, SOURCE: IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) in 2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP)
INDEXED IN: 
WOS 
DBLP
WOS DBLP IN MY: DBLP
DBLP112
TITLE: Configurable N-fold Hardware Architecture for Convolutional Neural Networks
AUTHORS: Dario Baptista; Morgado Dias, F; Leonel Sousa;
PUBLISHED: 2018, SOURCE: International Conference on Biomedical Engineering and Applications (ICBEA) in 2018 INTERNATIONAL CONFERENCE ON BIOMEDICAL ENGINEERING AND APPLICATIONS (ICBEA)
AUTHORS: Dario Baptista; Morgado Dias, F; Leonel Sousa;
PUBLISHED: 2018, SOURCE: International Conference on Biomedical Engineering and Applications (ICBEA) in 2018 INTERNATIONAL CONFERENCE ON BIOMEDICAL ENGINEERING AND APPLICATIONS (ICBEA)
INDEXED IN: WOS
WOS113
TITLE: Performability-Based Workflow Scheduling in Grids
AUTHORS: Reza Entezari Maleki; Kishor S Trivedi; Leonel Sousa; Ali Movaghar;
PUBLISHED: 2018, SOURCE: COMPUTER JOURNAL, VOLUME: 61, ISSUE: 10
AUTHORS: Reza Entezari Maleki; Kishor S Trivedi; Leonel Sousa; Ali Movaghar;
PUBLISHED: 2018, SOURCE: COMPUTER JOURNAL, VOLUME: 61, ISSUE: 10
INDEXED IN: WOS
WOS114
TITLE: Configurable N-fold Hardware Architecture for Convolutional Neural Networks
AUTHORS: Daria Baptista; Fernando Morgado Dias; Leonel Sousa;
PUBLISHED: 2018, SOURCE: 2018 International Conference on Biomedical Engineering and Applications, ICBEA 2018, Funchal, Portugal, July 9-12, 2018
AUTHORS: Daria Baptista; Fernando Morgado Dias; Leonel Sousa;
PUBLISHED: 2018, SOURCE: 2018 International Conference on Biomedical Engineering and Applications, ICBEA 2018, Funchal, Portugal, July 9-12, 2018
INDEXED IN: DBLP
DBLP IN MY: DBLP
DBLP115
TITLE: Towards Efficient Modular Adders based on Reversible Circuits
AUTHORS: Amir Sabbagh Molahosseini; Ailin Asadpoor; Azadeh Alsadat Emrani Zarandi; Leonel Sousa;
PUBLISHED: 2018, SOURCE: IEEE International Symposium on Circuits and Systems, ISCAS 2018, 27-30 May 2018, Florence, Italy
AUTHORS: Amir Sabbagh Molahosseini; Ailin Asadpoor; Azadeh Alsadat Emrani Zarandi; Leonel Sousa;
PUBLISHED: 2018, SOURCE: IEEE International Symposium on Circuits and Systems, ISCAS 2018, 27-30 May 2018, Florence, Italy
INDEXED IN: DBLP
DBLP IN MY: DBLP
DBLP116
TITLE: Analysis of Scheduling Policies in Metaheuristics for Evolutionary Biology
AUTHORS: Sergio Santander Jiménez; Miguel A Vega Rodríguez; Leonel Sousa;
PUBLISHED: 2018, SOURCE: Proceedings of the 6th International Workshop on Parallelism in Bioinformatics, PBio@EuroMPI 2018, Barcelona, Spain, September 23, 2018
AUTHORS: Sergio Santander Jiménez; Miguel A Vega Rodríguez; Leonel Sousa;
PUBLISHED: 2018, SOURCE: Proceedings of the 6th International Workshop on Parallelism in Bioinformatics, PBio@EuroMPI 2018, Barcelona, Spain, September 23, 2018
INDEXED IN: DBLP
DBLP IN MY: DBLP
DBLP117
TITLE: 3D-HEVC DMM-1 Parallelism Exploration Targeting Multicore Systems
AUTHORS: Gustavo Sanchez; Luciano Luciano Agostini; Leonel Sousa; César A M Marcon;
PUBLISHED: 2018, SOURCE: 31st Symposium on Integrated Circuits and Systems Design, SBCCI 2018, Bento Gonçalves, RS, Brazil, August 27-31, 2018
AUTHORS: Gustavo Sanchez; Luciano Luciano Agostini; Leonel Sousa; César A M Marcon;
PUBLISHED: 2018, SOURCE: 31st Symposium on Integrated Circuits and Systems Design, SBCCI 2018, Bento Gonçalves, RS, Brazil, August 27-31, 2018
INDEXED IN: DBLP
DBLP IN MY: DBLP
DBLP118
TITLE: Performability-Based Workflow Scheduling in Grids
AUTHORS: Reza Entezari Maleki; Kishor S Trivedi; Leonel Sousa; Ali Movaghar;
PUBLISHED: 2018, SOURCE: Comput. J., VOLUME: 61, ISSUE: 10
AUTHORS: Reza Entezari Maleki; Kishor S Trivedi; Leonel Sousa; Ali Movaghar;
PUBLISHED: 2018, SOURCE: Comput. J., VOLUME: 61, ISSUE: 10
INDEXED IN: DBLP
DBLP IN MY: DBLP
DBLP119
TITLE: Guest Editors' Introduction
AUTHORS: Min Chen; Yang Lei; Leonel Sousa; Yao Zhao; Nan Zhu; Yangdi Lu; Wenbo He; Yu Hua; Jike Ge;
PUBLISHED: 2018, SOURCE: Int. J. Semantic Computing, VOLUME: 12, ISSUE: 2
AUTHORS: Min Chen; Yang Lei; Leonel Sousa; Yao Zhao; Nan Zhu; Yangdi Lu; Wenbo He; Yu Hua; Jike Ge;
PUBLISHED: 2018, SOURCE: Int. J. Semantic Computing, VOLUME: 12, ISSUE: 2
INDEXED IN: DBLP
DBLP IN MY: DBLP
DBLP120
TITLE: Temperature-aware dynamic voltage and frequency scaling enabled MPSoC modeling using Stochastic Activity Networks
AUTHORS: Golnaz Taheri; Ahmad Khonsari; Reza Entezari Maleki; Mohammad Baharloo; Leonel Sousa;
PUBLISHED: 2018, SOURCE: Microprocessors and Microsystems - Embedded Hardware Design, VOLUME: 60
AUTHORS: Golnaz Taheri; Ahmad Khonsari; Reza Entezari Maleki; Mohammad Baharloo; Leonel Sousa;
PUBLISHED: 2018, SOURCE: Microprocessors and Microsystems - Embedded Hardware Design, VOLUME: 60
INDEXED IN: DBLP
DBLP IN MY: DBLP
DBLP