12
TITLE: Low-Power 9.6-11GHz and 10.8-12GHz VCOs Designed for a 2.5/5GHz TRx using High-Q Inductors Synthesized with ML Techniques
AUTHORS: Fábio Passos; Ricardo Martins; Nuno Lourenço;
PUBLISHED: 2024, SOURCE: 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2024 in Proceedings - 2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2024
INDEXED IN: Scopus
13
TITLE: PONDEROUS: A Performance-driven Analog IC Placement Optimizer Leveraged by a ML Pipeline
AUTHORS: Ricardo Martins; António Gusmão; Rafael Vieira; Fábio Passos; Nuno Lourenço; Nuno Horta;
PUBLISHED: 2024, SOURCE: 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2024 in Proceedings - 2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2024
INDEXED IN: Scopus
14
TITLE: Effective Routing Probability Maps via Convolutional Neural Networks for Analog IC Layout Automation
AUTHORS: Diogo Peneda; Filipe Azevedo; Nuno Lourenço; Nuno Horta; Ricardo Martins;
PUBLISHED: 2024, SOURCE: 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2024 in 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2024, Volos, Greece, July 2-5, 2024
INDEXED IN: Scopus DBLP
15
TITLE: An Efficient Performance-Driven Analog IC Placement Optimizer Via Extremely Randomized Tree-Based Post-Layout Performance Regressors
AUTHORS: Ricardo Martins; Nuno Lourenco;
PUBLISHED: 2024, SOURCE: 32nd IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2024 in IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC
INDEXED IN: Scopus
16
TITLE: Differentiable Constraints’ Encoding for Gradient-Based Analog Integrated Circuit Placement Optimization
AUTHORS: Gusmão, A; Alves, P; Horta, N; Lourenço, N; Martins, R;
PUBLISHED: 2023, SOURCE: Electronics (Switzerland), VOLUME: 12, ISSUE: 1
INDEXED IN: Scopus CrossRef
IN MY: ORCID
17
TITLE: Preface
AUTHORS: João C P Domingues; Pedro C D C Vaz; António L Gusmão; Nuno G Horta; Nuno C Lourenço; Ricardo F Martins;
PUBLISHED: 2023, SOURCE: SpringerBriefs in Applied Sciences and Technology
INDEXED IN: Scopus
18
TITLE: Behavioral Analysis of Noise and Bandwidth Specifications of Heartbeat Detection Circuits for Ultra Low Power Devices
AUTHORS: Vieira, Rafael; Passos, Fabio; Martins, Ricardo; Horta, Nuno; Lourenco, Nuno;
PUBLISHED: 2023, SOURCE: IEEE ACCESS, VOLUME: 11
INDEXED IN: Scopus WOS CrossRef: 2
IN MY: ORCID
19
TITLE: Analog Integrated Circuit Routing Techniques: An Extensive Review
AUTHORS: Martins, Ricardo M. F.; Lourenco, Nuno C. C.;
PUBLISHED: 2023, SOURCE: IEEE ACCESS, VOLUME: 11
INDEXED IN: WOS CrossRef: 3
IN MY: ORCID
20
TITLE: A Tunable Gain and Bandwidth Low-Noise Amplifier with 1.44 NEF for EMG and EOG Biopotential Signal
AUTHORS: Vieira, Rafael; Naf, Fabian; Martins, Ricardo; Horta, Nuno; Lourenco, Nuno; Povoa, Ricardo;
PUBLISHED: 2023, SOURCE: ELECTRONICS, VOLUME: 12, ISSUE: 12
INDEXED IN: Scopus WOS CrossRef: 3
IN MY: ORCID
Page 2 of 5. Total results: 43.