Publications

An Efficient Performance-Driven Analog Ic Placement Optimizer via Extremely Randomized Tree-Based Post-Layout Performance Regressors

AuthID
P-018-3GP

Author(s)

Martins, R

Lourenco, N

Document Type

Proceedings Paper

Year published

2024

Published

in 2024 IFIP/IEEE 32ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, VLSI-SOC in IEEE-IFIP International Conference on VLSI and System-on-Chip, ISSN: 2324-8432

Conference

32Nd International Conference on Very Large Scale Integrated-Vlsi-Soc, Date: OCT 06-09, 2024, Location: Tangier, MOROCCO

Indexing

Wos^®

Scopus^®

Google Scholar^®

Metadata
Sources

Publication Identifiers

DOI: 10.1109/vlsi-soc62099.2024.10869513

Scopus: 2-s2.0-85217616215

Wos: WOS:001587181500056

Source Identifiers

ISSN: 2324-8432

Export Publication Metadata

Marked List

Add to Marked List

Info

At this moment we don't have any links to full text documens.

An Efficient Performance-Driven Analog Ic Placement Optimizer via Extremely Randomized Tree-Based Post-Layout Performance Regressors

Useful Links

Get Help

Federated Authentication (Click on the image)

An Efficient Performance-Driven Analog Ic Placement Optimizer via Extremely Randomized Tree-Based Post-Layout Performance Regressors

Useful Links

Get Help