Variation-Aware, Library Compatible Delay Modeling Strategy

AuthID
 P-004-PX7
4
Author(s)
Phillips, JR
·
3
Editor(s)
De, G; Reis, R; Simeu, E
Document Type
Proceedings Paper
Year published
2006
Published
in IFIP VLSI-SoC 2006: IFIP WG 10.5 International Conference on Very Large Scale Integration & System-on-Chip
Pages: 122-127 (6)
Conference
International Conference on Very Large Scale Integration and System-On-Chip, Date: OCT 16-18, 2006, Location: Nice, FRANCE, Sponsors: IFIP WG 10 5, IEEE CEDA, TIMA Lab, IFIP, Tima CNRS, Tima INPG, Tima UJF, CEDA, IEEE, Mentor Graph, IEEE France Sect, SIGda, ST Microelect
Indexing
Wos®
Scopus®
Crossref®
Google Scholar®
Publication Identifiers
Scopus: 2-s2.0-46249103732
Wos: WOS:000243523900022
Export Publication Metadata
Marked List
 Add to Marked List
Citations
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

CORE Conference
No information about CORE Rank

During the preprocessing phase, only publications of type 'Proceedings Paper' or 'Proceedings' are automatically processed to identify their CORE Rank.

TIP: If your publication's CORE Rank is missing, you can contact with your institutional manager to have the correct ranking manually added to the record.

Journal Factors
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

Info
At this moment we don't have any links to full text documens.

footer slogan

Useful Links

Get Help

© 2026 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service