On the Analysis of Routing, Cells and Adjacency Faults in Cmos Digital Circuits

AuthID
P-007-6DX
4
Author(s)
Casimiro, AP
·
1
Editor(s)
Anon
Document Type
Proceedings Paper
Year published
1994
Published
in IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, ISSN: 1063-6722
Pages: 263-270
Conference
Proceedings of the 1994 Ieee International Workshop on Defect and Fault Tolerance in Vlsi Systems, Date: 17 October 1994 through 19 October 1994, Location: Montreal, Que, Can, Sponsors: IEEE
Indexing
Publication Identifiers
Scopus: 2-s2.0-0028747906
Source Identifiers
ISSN: 1063-6722
Export Publication Metadata
Marked List
Citations
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.



CORE Conference
No information about CORE Rank

During the preprocessing phase, only publications of type 'Proceedings Paper' or 'Proceedings' are automatically processed to identify their CORE Rank.

TIP: If your publication's CORE Rank is missing, you can contact with your institutional manager to have the correct ranking manually added to the record.

Journal Factors
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.