Design and Characterization of a 20 Gbit/S Clock Recovery Circuit

AuthID
 P-00H-WYQ
4
Author(s)
da Rocha, JF
2
Editor(s)
Najafi, S. Iraj; Porte, Henri
Document Type
Proceedings Paper
Year published
1995
Published
in Fiber Optic Network Components
Indexing
Crossref®
Google Scholar®
Publication Identifiers
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service