A 3Rd Order Mash Switched-Capacitor Sigma Delta M Using Ultra Incomplete Settling Employing an Area Reduction Technique

AuthID
 P-00N-P03
2
Author(s)
Fouto, D
·
Document Type
Proceedings Paper
Year published
2017
Published
in 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) in IEEE International Symposium on Circuits and Systems, ISSN: 0271-4302
Pages: 551-554 (4)
Conference
Ieee International Symposium on Circuits and Systems (Iscas), Date: MAY 28-31, 2017, Location: Baltimore, MD, Sponsors: IEEE, IEEE Circuits & Syst Soc
Indexing
Wos®
Publication Identifiers
Wos: WOS:000424890100133
Source Identifiers
ISSN: 0271-4302
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service