Layout Strategies for Substrate Crosstalk Reduction in Low Cost Cmos Processes

AuthID
 P-00P-K3A
4
Author(s)
dos Santos, PM
·
Quaresma, H
Document Type
Book Chapter
Year published
2018
Published
in Noise Coupling in System-on-Chip
Pages: 233-259
Indexing
Scopus®
Google Scholar®
Publication Identifiers
Scopus: 2-s2.0-85052711443
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service