Memory Parallelism Using Custom Array Mapping to Heterogeneous Storage Structures

AuthID
 P-00T-KBD
2
Author(s)
Baradaran, N
·
Document Type
Proceedings Paper
Year published
2006
Published
in Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL
Pages: 383-388
Conference
2006 International Conference on Field Programmable Logic and Applications, Fpl, Date: 28 August 2006 through 30 August 2006, Location: Madrid, Sponsors: The IEEE Circuits and Systems Society
Indexing
Scopus®
Google Scholar®
Publication Identifiers
Scopus: 2-s2.0-46249107679
Export Publication Metadata
Marked List
 Add to Marked List
Citations
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

CORE Conference
No information about CORE Rank

During the preprocessing phase, only publications of type 'Proceedings Paper' or 'Proceedings' are automatically processed to identify their CORE Rank.

TIP: If your publication's CORE Rank is missing, you can contact with your institutional manager to have the correct ranking manually added to the record.

Journal Factors
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

Info
At this moment we don't have any links to full text documens.

footer slogan

Useful Links

Get Help

© 2026 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service