Performance and Area Modeling of Complete Fpga Designs in the Presence of Loop Transformations

AuthID
 P-00T-KCW
3
Author(s)
Park, J
·
Shesha Shayee, KR
Document Type
Article
Year published
2004
Published
in IEEE Transactions on Computers, ISSN: 0018-9340
Volume: 53, Issue: 11, Pages: 1420-1435
Indexing
Scopus®
Crossref®17
Google Scholar®
Publication Identifiers
Scopus: 2-s2.0-8744301956
Source Identifiers
ISSN: 0018-9340
Export Publication Metadata
Marked List
 Add to Marked List
Citations
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

CORE Conference
No information about CORE Rank

During the preprocessing phase, only publications of type 'Proceedings Paper' or 'Proceedings' are automatically processed to identify their CORE Rank.

TIP: If your publication's CORE Rank is missing, you can contact with your institutional manager to have the correct ranking manually added to the record.

Journal Factors
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

Info
At this moment we don't have any links to full text documens.

footer slogan

Useful Links

Get Help

© 2026 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service