ProfileOfResearchers

TÃTULO: ASSUMEs: Heuristic algorithms for optimization of area and delay in digital filter synthesis
AUTORES: Levent Aksoy ; Eduardo Costa; Paulo Flores ; Jose Monteiro ;
PUBLICAÇÃO: 2006, FONTE: 13th IEEE International Conference on Electronics, Circuits and Systems in 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3

INDEXADO EM:

Scopus

WOS

NO MEU:

ORCID |

TÃTULO: Exploiting general coefficient representation for the optimal sharing of partial products in MCMs
AUTORES: Costa, E; Flores, P ; Monteiro, J ;
PUBLICAÇÃO: 2006, FONTE: SBCCI 2006 - 19th Symposium on Integrated Circuits and Systems Design in SBCCI 2006 - 19th Symposium on Integrated Circuits and Systems Design, VOLUME: 2006

INDEXADO EM:

Scopus

NO MEU:

ORCID |

TÃTULO: Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming Full Text
AUTORES: Levent Aksoy ; Eduardo Costa; Paulo Flores ; Jose Monteiro ;
PUBLICAÇÃO: 2006, FONTE: 43rd Design Automation Conference in 43rd Design Automation Conference, Proceedings 2006

INDEXADO EM:

Scopus

WOS

NO MEU:

ORCID |

TÃTULO: An exact algorithm for the maximal sharing of partial terms in Multiple Constant Multiplications Full Text
AUTORES: Flores, P ; Monteiro, J ; Costa, E;
PUBLICAÇÃO: 2005, FONTE: IEEE/ACM International Conference on Computer Aided Design in ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, VOLUME: 2005

INDEXADO EM:

Scopus

WOS

NO MEU:

ORCID |

TÃTULO: Maximal sharing of partial terms in MCM under minimal signed digit representation
AUTORES: da Costa, E; Flores, P ; Monteiro, J ;
PUBLICAÇÃO: 2005, FONTE: European Conference on Circuit Theory and Design in Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 2, VOLUME: 2

INDEXADO EM:

Scopus

WOS

NO MEU:

ORCID |

TÃTULO: An exact solution to the minimum size test pattern problem Full Text
AUTORES: Flores, PF ; Neto, HC ; Marques Silva, JP ;
PUBLICAÇÃO: 2001, FONTE: ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, VOLUME: 6, NÚMERO: 4

INDEXADO EM:

Scopus

WOS

DBLP

Unpaywall

NO MEU:

ORCID |

TÃTULO: Assignment and reordering of incompletely specified pattern sequences targetting minimum power dissipation
AUTORES: Flores, P ; Costa, J; Neto, H ; Monteiro, J ; Marques Silva, J ;
PUBLICAÇÃO: 1999, FONTE: 12th International Conference on VLSI Design in TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS

INDEXADO EM:

Scopus

WOS

DBLP

CrossRef: 30

Unpaywall

NO MEU:

ORCID |

TÃTULO: On applying set covering models to test set compaction Full Text
AUTORES: Flores, PF ; Neto, HC ; Marques Silva, JP ;
PUBLICAÇÃO: 1999, FONTE: 9th Great Lakes Symposium on VLSI (GLSVLSI 99) in NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS

INDEXADO EM:

Scopus

WOS

DBLP

CrossRef: 13

NO MEU:

ORCID |

TÃTULO: Test pattern generation for width compression in BIST
AUTORES: Flores, P ; Neto, H ; Chakrabarty, K; Marques Silva, J ;
PUBLICAÇÃO: 1999, FONTE: 1999 IEEE International Symposium on Circuits and Systems (ISCAS 99) in ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, VOLUME: 1

INDEXADO EM:

Scopus

WOS

DBLP

NO MEU:

ORCID |