91
TÍTULO: Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming  Full Text
AUTORES: Levent Aksoy ; Eduardo Costa; Paulo Flores ; Jose Monteiro ;
PUBLICAÇÃO: 2006, FONTE: 43rd Design Automation Conference in 43rd Design Automation Conference, Proceedings 2006
INDEXADO EM: Scopus WOS CrossRef
92
TÍTULO: An exact algorithm for the maximal sharing of partial terms in Multiple Constant Multiplications  Full Text
AUTORES: Flores, P ; Monteiro, J ; Costa, E;
PUBLICAÇÃO: 2005, FONTE: IEEE/ACM International Conference on Computer Aided Design in ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, VOLUME: 2005
INDEXADO EM: Scopus WOS CrossRef
93
TÍTULO: Design of a radix-2m Hybrid array multiplier using carry save adder
AUTORES: Fonseca, M; Bampi, S; Da Costa, E; Monteiro, J ;
PUBLICAÇÃO: 2005, FONTE: SBCCI 2005 - 18th Symposium on Integrated Circuits and Systems Design in SBCCI 2005 - 18th Symposium on Integrated Circuits and Systems Design
INDEXADO EM: Scopus CrossRef
94
TÍTULO: Maximal sharing of partial terms in MCM under minimal signed digit representation
AUTORES: da Costa, E; Flores, P ; Monteiro, J ;
PUBLICAÇÃO: 2005, FONTE: European Conference on Circuit Theory and Design in Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 2, VOLUME: 2
INDEXADO EM: Scopus WOS CrossRef
95
TÍTULO: Performance evaluation of parallel FIR filter optimizations in ASICs and FPGA  Full Text
AUTORES: Rosa, VS; Costa, E; Monteiro, JC ; Bampi, S;
PUBLICAÇÃO: 2005, FONTE: 2005 IEEE International 48th Midwest Symposium on Circuits and Systems, MWSCAS 2005 in Midwest Symposium on Circuits and Systems, VOLUME: 2005
INDEXADO EM: Scopus CrossRef
96
TÍTULO: Precomputation-based Sequential Logic Optimization For Low Power
AUTORES: Alidina, M; Monteiro, J ; Devadas, S; Ghosh, A; Papefthymiou, M;
PUBLICAÇÃO: 2005, FONTE: IEEE/ACM International Conference on Computer-Aided Design
INDEXADO EM: CrossRef: 1
97
TÍTULO: An improved synthesis method for low power hardwired FIR filters
AUTORES: Rosa, VS; Costa, E; Monteiro, JC ; Bampi, S;
PUBLICAÇÃO: 2004, FONTE: 17th Symposium on Integrated Circuits and Systems Design (SBCCI 2004) in SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS
INDEXADO EM: Scopus WOS
98
TÍTULO: Array hybrid multiplier versus modified booth multiplier: Comparing area and power consumption of layout implementations of signed radix-4 architectures
AUTORES: de Oliveira, LL; Costa, E; Bampi, S; Baptista, J; Monteiro, J ;
PUBLICAÇÃO: 2004, FONTE: 47th Midwest Symposium on Circuits and Systems (MWSCAS 2004) in 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, VOLUME: 2
INDEXADO EM: Scopus WOS
99
TÍTULO: Power estimation using probability polynomials  Full Text
AUTORES: Costa, J; Silveira, L. Miguel ; Devadas, S; Monteiro, J ;
PUBLICAÇÃO: 2004, FONTE: DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, VOLUME: 9, NÚMERO: 1
INDEXADO EM: Scopus WOS CrossRef
100
TÍTULO: Low power architectures for FFT and FIR dedicated datapaths
AUTORES: Costa, E; Bampi, S; Monteiro, J ;
PUBLICAÇÃO: 2003, FONTE: 46th IEEE International Midwest Symposium on Circuits and Systems in PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3
INDEXADO EM: WOS
Página 10 de 14. Total de resultados: 134.