Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications

AuthID
 P-007-XDV
1
Author(s)
Tipo de Documento
Proceedings Paper
Year published
2010
Publicado
in BEC 2010 - 2010 12th Biennial Baltic Electronics Conference, Proceedings of the 12th Biennial Baltic Electronics Conference
Páginas: 37-48
Conference
2010 12Th Biennial Baltic Electronics Conference, Bec 2010, Date: 4 October 2010 through 6 October 2010, Location: Tallinn, Patrocinadores: "Competence Cent.Electron., Info- Commun.Technol. (ELIKO)";"Cent.Excellence Integr. Electron. Syst. Biomed. Eng. (CEBE)";TALLINN Week
Indexing
Scopus®
Crossref®11
Google Scholar®
Publication Identifiers
SCOPUS: 2-s2.0-79951754988
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Citações
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

CORE Conference
No information about CORE Rank

During the preprocessing phase, only publications of type 'Proceedings Paper' or 'Proceedings' are automatically processed to identify their CORE Rank.

TIP: If your publication's CORE Rank is missing, you can contact with your institutional manager to have the correct ranking manually added to the record.

Journal Factors
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas Instituições

Links Úteis

Ajuda

© 2026 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service