Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates

AuthID
P-00P-4P2
4
Author(s)
Ghissoni, S
·
dos Santos Martins, JBD
·
da Luz Reis, RAD
·
2
Editor(es)
Monteiro, J; VanLeuken, R
Tipo de Documento
Proceedings Paper
Year published
2010
Publicado
in INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION in Lecture Notes in Computer Science, ISSN: 0302-9743
Volume: 5953, Páginas: 297-+ (2)
Conference
19Th International Workshop on Power and Timing Modeling, Optimization and Simulation, Date: SEP 09-11, 2009, Location: TU Delft, Delft, NETHERLANDS, Patrocinadores: NIRICT Design Lab & Cadence Design Syst & Tech, IEEE, Host: TU Delft
Indexing
Publication Identifiers
Wos: WOS:000278807700030
Source Identifiers
ISSN: 0302-9743
Export Publication Metadata
Citações
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.



CORE Conference
No information about CORE Rank

During the preprocessing phase, only publications of type 'Proceedings Paper' or 'Proceedings' are automatically processed to identify their CORE Rank.

TIP: If your publication's CORE Rank is missing, you can contact with your institutional manager to have the correct ranking manually added to the record.

Journal Factors
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

Info
At this moment we don't have any links to full text documens.