Performance and Area Modeling of Complete Fpga Designs in the Presence of Loop Transformations

AuthID
 P-00T-KC6
3
Author(s)
Shayee, KRS
·
Park, J
·
Tipo de Documento
Proceedings Paper
Year published
2003
Publicado
in IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings, ISSN: 1082-3409
Volume: 2003-January, Páginas: 296
Conference
11Th Annual Ieee Symposium on Field-Programmable Custom Computing Machines, Fccm 2003, Date: 9 April 2003 through 11 April 2003, Patrocinadores: IEEE Computer Society Technical Committee on Computer Architecture
Indexing
Scopus®
Google Scholar®
Publication Identifiers
SCOPUS: 2-s2.0-84942870302
Source Identifiers
ISSN: 1082-3409
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Citações
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

CORE Conference
No information about CORE Rank

During the preprocessing phase, only publications of type 'Proceedings Paper' or 'Proceedings' are automatically processed to identify their CORE Rank.

TIP: If your publication's CORE Rank is missing, you can contact with your institutional manager to have the correct ranking manually added to the record.

Journal Factors
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas Instituições

Links Úteis

Ajuda

© 2026 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service