Publications

Improved Clock-Phase Generator Based on Self-Biased Cmos Logic for Time-Interleaved Sc Circuits

AuthID
P-007-T1M

Author(s)

Figueiredo, M

Michalak, T

Goes, J

Gomes, L

Sniatala, P

Document Type

Proceedings Paper

Year published

2009

Published

in 2009 16th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2009

Pages: 763-766

Conference

2009 16Th Ieee International Conference on Electronics, Circuits and Systems, Icecs 2009, Date: 13 December 2009 through 16 December 2009, Location: Yasmine Hammamet

Indexing

Scopus^®

Crossref^®

Google Scholar^®

Publication Identifiers

DOI: 10.1109/icecs.2009.5410771

Scopus: 2-s2.0-77951432156

Export Publication Metadata

Marked List

Add to Marked List

Citations

Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

CORE Conference

No information about CORE Rank

During the preprocessing phase, only publications of type 'Proceedings Paper' or 'Proceedings' are automatically processed to identify their CORE Rank.

TIP: If your publication's CORE Rank is missing, you can contact with your institutional manager to have the correct ranking manually added to the record.

Journal Factors

Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.

Info

At this moment we don't have any links to full text documens.

Improved Clock-Phase Generator Based on Self-Biased Cmos Logic for Time-Interleaved Sc Circuits

Useful Links

Get Help

Federated Authentication (Click on the image)

Improved Clock-Phase Generator Based on Self-Biased Cmos Logic for Time-Interleaved Sc Circuits

Useful Links

Get Help