Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
Publications
Search
Statistics
A Flexible Architecture for Modular Arithmetic Hardware Accelerators Based on Rns
AuthID
P-009-RSB
2
Author(s)
Antao, S
·
Sousa, L
Document Type
Article
Year published
2014
Published
in
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY,
ISSN: 1939-8018
Volume: 76, Issue: 3, Pages: 249-259 (11)
Indexing
Wos
®
Dblp
®
/en/publications/view/320299
Crossref
®
Google Scholar
®
Metadata
Sources
Publication Identifiers
DOI
:
10.1007/s11265-014-0879-y
DBLP
: journals/vlsisp/AntaoS14
Wos
: WOS:000340451200004
Source Identifiers
ISSN
: 1939-8018
Export Publication Metadata
Export
×
Publication Export Settings
BibTex
EndNote
APA
Export Preview
Marked List
Add to Marked List
Info
At this moment we don't have any links to full text documens.
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service