Publications

A 54.6-65.1 Ghz Multi-Path-Synchronized 16-Core Oscillator Achieving-131.4 Dbc/Hz Pn and 195.8 Dbc/Hz Fomt at 10 Mhz Offset in 65Nm Cmos

AuthID
P-017-FCM

Author(s)

Zhan, XX

Yin, J

Martins, RP

Mak, PI

Document Type

Proceedings Paper

Year published

2024

Published

in 2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024 in Proceedings of the European Solid-State Circuits Conference, ISSN: 1930-8833

Pages: 321-324 (4)

Conference

50Th Ieee European Solid-State Electronics Research Conference (Esserc), Date: SEP 09-12, 2024, Location: Bruges, BELGIUM

Indexing

Wos^®

Scopus^®

Google Scholar^®

Metadata
Sources

Publication Identifiers

DOI: 10.1109/esserc62670.2024.10719422

Scopus: 2-s2.0-85208439645

Wos: WOS:001349548800081

Source Identifiers

ISSN: 1930-8833

Export Publication Metadata

Marked List

Add to Marked List

Info

At this moment we don't have any links to full text documens.

A 54.6-65.1 Ghz Multi-Path-Synchronized 16-Core Oscillator Achieving-131.4 Dbc/Hz Pn and 195.8 Dbc/Hz Fomt at 10 Mhz Offset in 65Nm Cmos

Useful Links

Get Help

Federated Authentication (Click on the image)

A 54.6-65.1 Ghz Multi-Path-Synchronized 16-Core Oscillator Achieving-131.4 Dbc/Hz Pn and 195.8 Dbc/Hz Fomt at 10 Mhz Offset in 65Nm Cmos

Useful Links

Get Help