Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
Publications
Search
Statistics
Worst-Case Stall Analysis for Multicore Architectures with Two Memory Controllers (Artifact)
AuthID
P-00N-ZQZ
5
Author(s)
Awan, MA
·
Souto, PF
·
Bletsas, K
·
Akesson, B
·
Tovar, E
Document Type
Article
Year published
2018
Published
in
DARTS,
ISSN: 2509-8195
Volume: 4, Issue: 2, Pages: 05:1-05:3
Indexing
Dblp
®
/en/publications/view/720639
Handle
®
Google Scholar
®
Metadata
Sources
Publication Identifiers
DOI
:
10.4230/darts.4.2.5
Dblp
: journals/darts/AwanSBAT18
Handle
:
https://hdl.handle.net/10400.22/12541
Source Identifiers
ISSN
: 2509-8195
Export Publication Metadata
Export
×
Publication Export Settings
BibTex
EndNote
APA
Export Preview
Marked List
Add to Marked List
Info
At this moment we don't have any links to full text documens.
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
2 records from
DataCite
Please select which records must be used by Authenticus!
×
Preview Publications
© 2025 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service