81
TÍTULO: RF FRONT END RECEIVER FOR GPS/GALILEO L1/E1
AUTORES: Filipe Palhinha; Ricardo Pereira; Duarte Carona; Antonio Serrador; Mario Vestias ; Joao Silva; Tiago Peres; Pedro Silva;
PUBLICAÇÃO: 2014, FONTE: 2nd Conference on Electronics, Telecommunications, and Computers (CETC) in CONFERENCE ON ELECTRONICS, TELECOMMUNICATIONS AND COMPUTERS - CETC 2013, VOLUME: 17
INDEXADO EM: WOS CrossRef
82
TÍTULO: Trends of CPU, GPU and FPGA for high-performance computing
AUTORES: Vestias, M ; Neto, H;
PUBLICAÇÃO: 2014, FONTE: 24th International Conference on Field Programmable Logic and Applications, FPL 2014 in Conference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014
INDEXADO EM: Scopus CrossRef
83
TÍTULO: A RECONFIGURABLE COMPUTING ARCHITECTURE USING MAGNETIC TUNNELING JUNCTION MEMORIES
AUTORES: Victor Silva; Jorge Fernandes; Mario Vestias ; Horacio Neto;
PUBLICAÇÃO: 2013, FONTE: 23rd International Conference on Field Programmable Logic and Applications (FPL) in 2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS
INDEXADO EM: WOS
84
TÍTULO: A reconfigurable computing architecture using magnetic tunneling junction memories
AUTORES: Silva, V; Fernandes, J ; Vestias, M ; Neto, H;
PUBLICAÇÃO: 2013, FONTE: 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 in 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings
INDEXADO EM: Scopus CrossRef
85
TÍTULO: Analysis of matrix multiplication on high density Virtex-7 FPGA
AUTORES: Jose, W; Silva, AR; Neto, H; Vestias, M ;
PUBLICAÇÃO: 2013, FONTE: 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 in 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings
INDEXADO EM: Scopus CrossRef
86
TÍTULO: ANALYSIS OF MATRIX MULTIPLICATION ON HIGH DENSITY VIRTEX-7 FPGA
AUTORES: Wilson Jose; Ana Rita Silva; Horacio Neto; Mario Vestias ;
PUBLICAÇÃO: 2013, FONTE: 23rd International Conference on Field Programmable Logic and Applications (FPL) in 2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS
INDEXADO EM: WOS
87
TÍTULO: Design of a Massively Parallel Computing Architecture for Dense Matrix Multiplication
AUTORES: Wilson Jose; Ana Rita Silva; Mario Vestias ; Horacio Neto ;
PUBLICAÇÃO: 2013, FONTE: IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS) in 2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS)
INDEXADO EM: Scopus WOS CrossRef
88
TÍTULO: Design of a Multiband Full-Rate Ultra-Wideband Receiver in FPGA
AUTORES: Mario Vestias ; Horacio Neto ; Helena Sarmento ;
PUBLICAÇÃO: 2013, FONTE: IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS) in 2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS)
INDEXADO EM: Scopus WOS CrossRef
89
TÍTULO: Very low resource table-based FPGA evaluation of elementary functions
AUTORES: Neto, HC; Vestias, MP ;
PUBLICAÇÃO: 2013, FONTE: 2013 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2013 in 2013 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2013
INDEXADO EM: Scopus CrossRef
90
TÍTULO: Very low resource table-based FPGA evaluation of elementary functions
AUTORES: Horacio C Neto; Mario P Vestias ;
PUBLICAÇÃO: 2013, FONTE: International Conference on Reconfigurable Computing and FPGAs (ReConFig) in 2013 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG)
INDEXADO EM: WOS
Página 9 de 13. Total de resultados: 122.