61
TÍTULO: Transparent Acceleration of Program Execution Using Reconfigurable Hardware  Full Text
AUTORES: Paulino, N ; Ferreira, JC ; Bispo, J ; Cardoso, JMP ;
PUBLICAÇÃO: 2015, FONTE: Conference on Design Automation Test in Europe (DATE) in 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), VOLUME: 2015-April
INDEXADO EM: Scopus WOS DBLP CrossRef: 6
62
TÍTULO: Multi-target c code generation from MATLAB
AUTORES: Bispo, J ; Reis, L ; Cardoso, JMP ;
PUBLICAÇÃO: 2014, FONTE: 1st ACM SIGPLAN International Workshop on Libraries, Languages and Compilers for Array Programming, ARRAY 2014 - Part of PLDI 2014 in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)
INDEXADO EM: Scopus DBLP CrossRef: 6
63
TÍTULO: Hardware pipelining of repetitive patterns in processor instruction traces
AUTORES: Bispo, J ; Cardoso, JMP ; Monteiro, J ;
PUBLICAÇÃO: 2013, FONTE: Journal of Integrated Circuits and Systems, VOLUME: 8, NÚMERO: 1
INDEXADO EM: Scopus
64
TÍTULO: The MATISSE MATLAB Compiler
AUTORES: Joao Bispo ; Pedro Pinto ; Ricardo Nobre ; Tiago Carvalho ; Joao M P Cardoso ; Pedro C Diniz ;
PUBLICAÇÃO: 2013, FONTE: 11th IEEE International Conference on Industrial Informatics (INDIN) in 2013 11TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS (INDIN)
INDEXADO EM: Scopus WOS DBLP CrossRef: 6
65
TÍTULO: Transparent runtime migration of loop-based traces of processor instructions to reconfigurable processing units  Full Text
AUTORES: Bispo, J ; Paulino, N ; Cardoso, JMP ; Ferreira, JC ;
PUBLICAÇÃO: 2013, FONTE: International Journal of Reconfigurable Computing, VOLUME: 2013
INDEXADO EM: Scopus DBLP CrossRef: 6
66
TÍTULO: Transparent Trace-Based Binary Acceleration for Reconfigurable HW/SW Systems
AUTORES: Joao Bispo ; Nuno Paulino ; Joao M P Cardoso ; Joao C Ferreira ;
PUBLICAÇÃO: 2013, FONTE: IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, VOLUME: 9, NÚMERO: 3
INDEXADO EM: Scopus WOS DBLP CrossRef: 10
67
TÍTULO: Hardware pipelining of runtime-detected loops
AUTORES: João Bispo ; João M P Cardoso ; José Monteiro ;
PUBLICAÇÃO: 2012, FONTE: 2012 25th Symposium on Integrated Circuits and Systems Design, SBCCI 2012 in 25th Symposium on Integrated Circuits and Systems Design, SBCCI 2012, Brasilia, Brazil, August 30 - September 2, 2012
INDEXADO EM: Scopus DBLP CrossRef: 1
68
TÍTULO: From Instruction Traces to Specialized Reconfigurable Arrays
AUTORES: João Bispo ; Nuno Miguel Cardanha Paulino ; João M P Cardoso ; João Canas Ferreira ;
PUBLICAÇÃO: 2011, FONTE: 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011 in 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011, Cancun, Mexico, November 30 - December 2, 2011
INDEXADO EM: Scopus DBLP CrossRef: 6
69
TÍTULO: Techniques for Dynamically Mapping Computations to Coprocessors
AUTORES: João Bispo ; João M P Cardoso ;
PUBLICAÇÃO: 2011, FONTE: 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011 in 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011, Cancun, Mexico, November 30 - December 2, 2011
INDEXADO EM: Scopus DBLP CrossRef: 1
70
TÍTULO: On identifying and optimizing instruction sequences for dynamic compilation
AUTORES: João Bispo ; João M P Cardoso ;
PUBLICAÇÃO: 2010, FONTE: 2010 International Conference on Field-Programmable Technology, FPT'10 in Proceedings of the International Conference on Field-Programmable Technology, FPT 2010, 8-10 December 2010, Tsinghua University, Beijing, China
INDEXADO EM: Scopus DBLP CrossRef: 7
Página 7 de 8. Total de resultados: 79.