161
TÍTULO: A Lab Project on the Design and Implementation of Programmable and Configurable Embedded Systems  Full Text
AUTORES: Leonel Sousa ; Samuel Antao; Jose Germano ;
PUBLICAÇÃO: 2013, FONTE: IEEE TRANSACTIONS ON EDUCATION, VOLUME: 56, NÚMERO: 3
INDEXADO EM: Scopus WOS DBLP CrossRef
162
TÍTULO: Accelerating the Computation of Induced Dipoles for Molecular Mechanics with Dataflow Engines
AUTORES: Frederico Pratas; Diego Oriato; Oliver Pell; Ricardo A Mata; Leonel Sousa ;
PUBLICAÇÃO: 2013, FONTE: 21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM) in 2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM)
INDEXADO EM: Scopus WOS DBLP CrossRef
163
TÍTULO: AN RNS-BASED ARCHITECTURE TARGETING HARDWARE ACCELERATORS FOR MODULAR ARITHMETIC
AUTORES: Samuel Antao; Leonel Sousa ;
PUBLICAÇÃO: 2013, FONTE: IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP) in 2013 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP)
INDEXADO EM: Scopus WOS DBLP CrossRef
164
TÍTULO: DARNS: A randomized multi-modulo RNS architecture for double-and-add in ECC to prevent power analysis side channel attacks
AUTORES: Ambrose, JA; Pettenghi, H ; Sousa, L ;
PUBLICAÇÃO: 2013, FONTE: 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013 in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
INDEXADO EM: Scopus DBLP CrossRef
165
TÍTULO: High performance multi-standard architecture for DCT computation in H.264/AVC High Profile and HEVC codecs
AUTORES: Dias, T; Roma, N ; Sousa, L ;
PUBLICAÇÃO: 2013, FONTE: 2013 7th Conference on Design and Architectures for Signal and Image Processing, DASIP 2013 in Conference on Design and Architectures for Signal and Image Processing, DASIP
INDEXADO EM: Scopus DBLP
166
TÍTULO: Method to Design General RNS Reverse Converters for Extended Moduli Sets
AUTORES: Hector Pettenghi ; Ricardo Chaves ; Leonel Sousa ;
PUBLICAÇÃO: 2013, FONTE: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, VOLUME: 60, NÚMERO: 12
INDEXADO EM: Scopus WOS DBLP CrossRef
167
TÍTULO: Monitoring Performance and Power for Application Characterization with the Cache-Aware Roofline Model
AUTORES: Diogo Antão; Luís Taniça; Aleksandar Ilic; Frederico Pratas; Pedro Tomás ; Leonel Sousa ;
PUBLICAÇÃO: 2013, FONTE: Parallel Processing and Applied Mathematics - 10th International Conference, PPAM 2013, Warsaw, Poland, September 8-11, 2013, Revised Selected Papers, Part I, VOLUME: 8384
INDEXADO EM: DBLP CrossRef: 4
168
TÍTULO: Multi-level Parallelization of Advanced Video Coding on Hybrid CPU plus GPU Platforms
AUTORES: Svetislav Momcilovic; Nuno Roma ; Leonel Sousa ;
PUBLICAÇÃO: 2013, FONTE: 18th International Conference on Euro-Par Parallel Processing in EURO-PAR 2012: PARALLEL PROCESSING WORKSHOPS, VOLUME: 7640
INDEXADO EM: WOS
169
TÍTULO: On the Design of RNS Reverse Converters for the Four-Moduli Set {2(n)+1, 2(n)-1, 2(n), 2(n+1)+1}  Full Text
AUTORES: Leonel Sousa ; Samuel Antao; Ricardo Chaves ;
PUBLICAÇÃO: 2013, FONTE: IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOLUME: 21, NÚMERO: 10
INDEXADO EM: Scopus WOS DBLP CrossRef
170
TÍTULO: Open the Gates: Using High-level Synthesis Towards Programmable LDPC Decoders on FPGAs
AUTORES: Pratas, F; Andrade, J; Falcao, G ; Silva, V; Sousa, L ;
PUBLICAÇÃO: 2013, FONTE: IEEE Global Conference on Signal and Information Processing (GlobalSIP) in 2013 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP)
INDEXADO EM: Scopus WOS DBLP CrossRef
Página 17 de 39. Total de resultados: 387.