Stressing the Ber Simulation of Ldpc Codes in the Error Floor Region Using Gpu Clusters

AuthID
 P-00A-0TN
5
Author(s)
Paiva Fernandes, GF
·
Andrade, J
·
da Silva, VMM
·
Yamagiwa, S
·
Tipo de Documento
Proceedings Paper
Year published
2013
Publicado
in ISWCS
Páginas: 1-5
Indexing
Dblp®/pt/publications/view/328533
Publication Identifiers
DBLP: conf/iswcs/FernandesASYS13
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas Instituições

Links Úteis

Ajuda

© 2026 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service