Toggle navigation
Publicações
Investigadores
Instituições
0
Entrar
Autenticação Federada
(Click on the image)
Autenticação local
Recuperação de Password
Register
Entrar
Publicações
Procurar
Estatísticas
Arithmetic-Based Binary-To-Rns Converter Modulo {2(N)+/- K} for Jn-Bit Dynamic Range
AuthID
P-00A-790
3
Author(s)
Matutino, PM
·
Chaves, R
·
Sousa, L
Document Type
Article
Year published
2015
Published
in
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS,
ISSN: 1063-8210
Volume: 23, Issue: 3, Pages: 603-607 (5)
Indexing
Wos
®
Scopus
®
Dblp
®
/pt/publications/view/335136
Google Scholar
®
Metadata
Sources
Publication Identifiers
DOI
:
10.1109/tvlsi.2014.2314174
Dblp
: journals/tvlsi/MatutinoCS15
Scopus
: 2-s2.0-84923322836
Wos
: WOS:000350208700021
Source Identifiers
ISSN
: 1063-8210
Export Publication Metadata
Export
×
Publication Export Settings
BibTex
EndNote
APA
Export Preview
Lista
Marked
Adicionar à lista
Marked
Info
At this moment we don't have any links to full text documens.
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service