A New Efficient Vlsi Architecture for Full Search Block Matching Motion Estimation

AuthID
 P-00G-6DJ
2
Author(s)
Tipo de Documento
Proceedings Paper
Year published
2001
Publicado
in VLSI-SOC, ISSN: 1868-4238
Páginas: 253-264
Indexing
Dblp®/pt/publications/view/530866
Crossref®3
Google Scholar®
Publication Identifiers
DBLP: conf/ifip10-5/RomaS01
Source Identifiers
ISSN: 1868-4238
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas Instituições

Links Úteis

Ajuda

© 2026 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service