Toggle navigation
Publicações
Investigadores
Instituições
0
Entrar
Autenticação Federada
(Click on the image)
Autenticação local
Recuperação de Password
Register
Entrar
Publicações
Procurar
Estatísticas
Stretching the Capacity of Hardware Transactional Memory in Ibm Power Architectures
AuthID
P-00W-QDP
4
Author(s)
Filipe, R
·
Issa, S
·
Romano, P
·
Barreto, J
2
Editor(s)
Hollingsworth,JK;Keidar,I
Document Type
Proceedings Paper
Year published
2019
Published
in
Proceedings of the 24th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2019, Washington, DC, USA, February 16-20, 2019
in
PPoPP
Pages: 107-119
Indexing
Dblp
®
/pt/publications/view/941494
Metadata
Sources
Publication Identifiers
Dblp
: conf/ppopp/FilipeI0019
Export Publication Metadata
Export
×
Publication Export Settings
BibTex
EndNote
APA
Export Preview
Lista
Marked
Adicionar à lista
Marked
Info
At this moment we don't have any links to full text documens.
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service