Jorge Filipe Leal Costa Semião


AuthID: R-001-F67

Confirmed Publications: 84



71
TITLE: Signal integrity enhancement in digital circuits  Full Text
AUTHORS: Jorge Semião ; Marcial Jesus R Rodriguez Irago; Juan J Rodriguez Andina; Leonardo Bisch Piccoli; Fabian Luis Vargas; Marcelino Bicho dos Santos ; Isabel Maria C Cacho Teixeira ; Joao Paulo Teixeira ;
PUBLISHED: 2008, SOURCE: IEEE DESIGN & TEST OF COMPUTERS, VOLUME: 25, ISSUE: 5
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID | ResearcherID | CIÊNCIAVITAE
72
TITLE: Time Management for Low-Power Design of Digital Systems
AUTHORS: Jorge Semião ; Freijedo, JF; Rodriguez Andina, JJ; Vargas, F; Santos, MB ; Teixeira, IC ; Teixeira, JP ;
PUBLISHED: 2008, SOURCE: Journal of Low Power Electronics, VOLUME: 4, ISSUE: 3
INDEXED IN: Scopus CrossRef
IN MY: ORCID | CIÊNCIAVITAE
73
TITLE: Enhancing the tolerance to power-supply instability in digital circuits
AUTHORS: Jorge Semião ; Freijedo, J; Rodriguez J R Andina; Vargas, F; Santos, MB ; Teixeira, IC ; Teixeira, JP ;
PUBLISHED: 2007, SOURCE: IEEE-Computer-Society Annual Symposium on VLSI in IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID | ResearcherID | CIÊNCIAVITAE
74
TITLE: Improving the tolerance of pipeline based circuits to power supply or temperature variations
AUTHORS: Jorge Semião ; Rodriguez Andina, JJ; Vargas, F; Santos, MB ; Teixeira, IC ; Teixeira, JP ;
PUBLISHED: 2007, SOURCE: 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, DFT 2007 in Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
INDEXED IN: Scopus CrossRef
IN MY: ORCID | CIÊNCIAVITAE
75
TITLE: Improving tolerance to power-supply and temperature variations in synchronous circuits
AUTHORS: Jorge Semião ; Freijedo, J; Rodiriguez Andina, JJ; Vargas, F; Santos, MB ; Teixeira, IC ; Teixeira, JP ;
PUBLISHED: 2007, SOURCE: 10th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems in Proceedings of the 2007 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID | ResearcherID | CIÊNCIAVITAE
76
TITLE: On-line dynamic delay insertion to improve signal integrity in synchronous circuits
AUTHORS: Jorge Semião ; Freijedo, J; Rodriguez Andina, JJ; Vargas, F; Santos, MB ; Teixeira, IC ; Teixeira, JP ;
PUBLISHED: 2007, SOURCE: 13th IEEE International On-Line Testing Symposium in 13TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM PROCEEDINGS
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID | ResearcherID | CIÊNCIAVITAE
77
TITLE: Dynamic fault detection in digital systems using dynamic voltage scaling and multi-temperature schemes
AUTHORS: Rodriguez Irago, M; Andina, JJR; Vargas, F; Jorge Semião ; Teixeira, IC ; Teixeira, JP ;
PUBLISHED: 2006, SOURCE: IOLTS 2006: 12th IEEE International On-Line Testing Symposium in Proceedings - IOLTS 2006: 12th IEEE International On-Line Testing Symposium, VOLUME: 2006
INDEXED IN: Scopus CrossRef
IN MY: ORCID | CIÊNCIAVITAE
78
TITLE: Functional-oriented BIST of sequential circuits aiming at dynamic faults coverage
AUTHORS: Guerreiro, F; Jorge Semião ; Pierce, A; Santos, MB; Teixeira, IM ; Teixeira, JP ;
PUBLISHED: 2006, SOURCE: 9th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems in Proceedings of the 2006 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, VOLUME: 2006
INDEXED IN: Scopus WOS
79
TITLE: Functional-oriented BIST of Sequential Circuits Aiming at Dynamic Faults Coverage
AUTHORS: Guerreiro, F; Jorge Semião ; Pierce, A; M.B Santos; I.M Teixeira;
PUBLISHED: 2006, SOURCE: 2006 IEEE Design and Diagnostics of Electronic Circuits and systems
INDEXED IN: CrossRef
IN MY: ORCID | CIÊNCIAVITAE
80
TITLE: Improving the tolerance of pipeline based circuits to power supply or temperature variations
AUTHORS: Jorge Semião ; Rodriguez Andina, JJ; Vargas, F; Santos, MB; Teixeira, IC; Teixeira, JP;
PUBLISHED: 2005, SOURCE: 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems in DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS
INDEXED IN: WOS
IN MY: ORCID | ResearcherID | CIÊNCIAVITAE
Page 8 of 9. Total results: 84.

footer slogan

Useful Links

Get Help

© 2026 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service