Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
João Manuel Paiva Cardoso
AuthID:
R-000-75E
Publications
Confirmed
To Validate
Document Source:
All
Document Type:
All Document Types
Proceedings Paper (131)
Article (55)
Editorial Material (29)
Book Chapter (24)
Proceedings (10)
Unpublished (8)
Book (6)
Article in Press (1)
Year Start - End:
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
-
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
Order:
Year Dsc
Year Asc
Cit. WOS Dsc
IF WOS Dsc
Cit. Scopus Dsc
IF Scopus Dsc
Title Asc
Title Dsc
Results:
10
20
30
40
50
Confirmed Publications: 264
121
TITLE:
Practical education fostered by research projects in an embedded systems course
Full Text
AUTHORS:
Bonato, V;
Fernandes, MM
;
Cardoso, JMP
; Marques, E;
PUBLISHED:
2014
,
SOURCE:
International Journal of Reconfigurable Computing,
VOLUME:
2014
INDEXED IN:
Scopus
DBLP
CrossRef
:
3
IN MY:
ORCID
|
ResearcherID
|
DBLP
122
TITLE:
Proceedings of the 5th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and the 3rd Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, PARMA-DITAM 2014, Vienna, Austria, January 20, 2014
AUTHORS:
Cristina Silvano;
João M P Cardoso
; Michael Hübner;
PUBLISHED:
2014
,
SOURCE:
PARMA-DITAM@HiPEAC
INDEXED IN:
DBLP
CrossRef
IN MY:
ORCID
|
DBLP
123
TITLE:
Reconfigurable Computing: Architectures, Tools, and Applications - 10th International Symposium, ARC 2014, Vilamoura, Portugal, April 14-16, 2014. Proceedings
AUTHORS:
Diana Goehringer; Marco Domenico Santambrogio;
João M P Cardoso
; Koen Bertels;
PUBLISHED:
2014
,
SOURCE:
ARC,
VOLUME:
8405
INDEXED IN:
DBLP
CrossRef
IN MY:
ORCID
|
DBLP
124
TITLE:
Representation of Evolutionary Algorithms in FPGA Cluster for Project of Large-Scale Networks
PDF
AUTHORS:
André B. Perina;
Marcilyanne Moreira Gois
;
Paulo Matias
;
João M. P. Cardoso
;
Alexandre C. B. Delbem
; Vanderlei Bonato;
PUBLISHED:
2014
,
SOURCE:
CoRR,
VOLUME:
abs/1412.5384
INDEXED IN:
DBLP
arXiv
IN MY:
ORCID
|
DBLP
125
TITLE:
Specifying Dynamic Adaptations for Embedded Applications Using a DSL
Full Text
AUTHORS:
André C Santos;
João M P Cardoso
;
Pedro C Diniz
;
Diogo R Ferreira
; Zlatko Petrov;
PUBLISHED:
2014
,
SOURCE:
Embedded Systems Letters,
VOLUME:
6,
ISSUE:
3
INDEXED IN:
Scopus
DBLP
CrossRef
IN MY:
ORCID
|
ResearcherID
|
DBLP
126
TITLE:
Trace-Based Reconfigurable Acceleration with Data Cache and External Memory Support
AUTHORS:
Nuno Paulino
;
Joao Canas Ferreira
;
Joao M P Cardoso
;
PUBLISHED:
2014
,
SOURCE:
12th IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA)
in
2014 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA)
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
:
4
IN MY:
ORCID
|
DBLP
127
TITLE:
An Aspect-Oriented Approach for Designing Safety-Critical Systems
AUTHORS:
Zlatko Petrov; Pavel G Zaykov;
Joao M P Cardoso
; Jose G F Coutinho;
Pedro C Diniz
; Wayne Luk;
PUBLISHED:
2013
,
SOURCE:
IEEE Aerospace Conference
in
2013 IEEE AEROSPACE CONFERENCE
INDEXED IN:
Scopus
WOS
CrossRef
:
1
IN MY:
ORCID
|
ResearcherID
128
TITLE:
An automatic tool flow for the combined implementation of multi-mode circuits
Full Text
AUTHORS:
Al Farisi, B; Bruneel, K;
Cardoso, JMP
; Stroobandt, D;
PUBLISHED:
2013
,
SOURCE:
16th Design, Automation and Test in Europe Conference and Exhibition, DATE 2013
in
Proceedings -Design, Automation and Test in Europe, DATE
INDEXED IN:
Scopus
DBLP
CrossRef
:
5
IN MY:
ORCID
|
ResearcherID
|
DBLP
129
TITLE:
An FPGA-based multi-core approach for pipelining computing stages
Full Text
AUTHORS:
Azarian, A
;
Cardoso, JMP
; Werner, S; Becker, J;
PUBLISHED:
2013
,
SOURCE:
28th Annual ACM Symposium on Applied Computing, SAC 2013
in
Proceedings of the ACM Symposium on Applied Computing
INDEXED IN:
Scopus
DBLP
CrossRef
:
4
IN MY:
ORCID
|
ResearcherID
|
DBLP
130
TITLE:
Architecture for Transparent Binary Acceleration of Loops with Memory Accesses
Full Text
AUTHORS:
Nuno Paulino
;
Joao Canas Ferreira
;
Joao M P Cardoso
;
PUBLISHED:
2013
,
SOURCE:
9th International Applied Reconfigurable Computing Symposium (ARC)
in
RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS,
VOLUME:
7806
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
:
2
IN MY:
ORCID
|
ResearcherID
|
DBLP
Add to Marked List
Check All
Export
×
Publication Export Settings
BibTex
EndNote
APA
CSV
PDF
Export Preview
Print
×
Publication Print Settings
HTML
PDF
Print Preview
Page 13 of 27. Total results: 264.
<<
<
9
10
11
12
13
14
15
16
17
>
>>
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service