41
TÍTULO: An efficient low power multiple-value look-up table targeting quaternary FPGAs
AUTORES: Lazzari, C; Fernandes, J; Flores, P ; Monteiro, J;
PUBLICAÇÃO: 2011, FONTE: 20th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2010 in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), VOLUME: 6448 LNCS
INDEXADO EM: Scopus
42
TÍTULO: An Efficient Low Power Multiple-Value Look-Up Table Targeting Quaternary FPGAs
AUTORES: Lazzari, C; Fernandes, J ; Flores, P ; Monteiro, J ;
PUBLICAÇÃO: 2011, FONTE: 20th International Workshop on Power and Timing Modeling, Optimization and Simulation in INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, VOLUME: 6448
INDEXADO EM: Scopus WOS CrossRef: 6
43
TÍTULO: Design of low-power multiple constant multiplications using low-complexity minimum depth operations
AUTORES: Aksoy, L ; Costa, E; Flores, P ; Monteiro, J ;
PUBLICAÇÃO: 2011, FONTE: 21st Great Lakes Symposium on VLSI, GLSVLSI 2011 in Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
INDEXADO EM: Scopus CrossRef
44
TÍTULO: Efficient shift-adds design of digit-serial multiple constant multiplications
AUTORES: Aksoy, L ; Lazzari, C; Costa, E; Flores, P ; Monteiro, J ;
PUBLICAÇÃO: 2011, FONTE: 21st Great Lakes Symposium on VLSI, GLSVLSI 2011 in Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
INDEXADO EM: Scopus CrossRef
45
TÍTULO: Finding the optimal tradeoff between area and delay in multiple constant multiplications  Full Text
AUTORES: Aksoy, L ; Costa, E; Flores, P ; Monteiro, J ;
PUBLICAÇÃO: 2011, FONTE: MICROPROCESSORS AND MICROSYSTEMS, VOLUME: 35, NÚMERO: 8
INDEXADO EM: Scopus WOS CrossRef
46
TÍTULO: Low power Multiple-value voltage-mode look-Up table for quaternary field programmable gate arrays
AUTORES: Lazzari, C; Fernandes, J ; Flores, P ; Monteiro, J ;
PUBLICAÇÃO: 2011, FONTE: Journal of Low Power Electronics, VOLUME: 7, NÚMERO: 2
INDEXADO EM: Scopus CrossRef
47
TÍTULO: Optimization of Area in Digit-Serial Multiple Constant Multiplications at Gate-Level
AUTORES: Aksoy, L ; Lazzari, C; Costa, E; Flores, P ; Monteiro, J ;
PUBLICAÇÃO: 2011, FONTE: IEEE International Symposium on Circuits and Systems (ISCAS) in 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS)
INDEXADO EM: Scopus WOS CrossRef
48
TÍTULO: Optimization of gate-level area in high throughput multiple constant multiplications
AUTORES: Aksoy, L ; Costa, E; Flores, P ; Monteiro, J ;
PUBLICAÇÃO: 2011, FONTE: 2011 20th European Conference on Circuit Theory and Design, ECCTD 2011 in 2011 20th European Conference on Circuit Theory and Design, ECCTD 2011
INDEXADO EM: Scopus CrossRef
49
TÍTULO: A new quaternary FPGA based on a voltage-mode multi-valued circuit
AUTORES: Lazzari, C; Flores, P ; Monteiro, J ; Carro, L;
PUBLICAÇÃO: 2010, FONTE: Design, Automation and Test in Europe Conference and Exhibition, DATE 2010 in Proceedings -Design, Automation and Test in Europe, DATE
INDEXADO EM: Scopus
50
TÍTULO: Design of Low-Complexity and High-Speed Digital Finite Impulse Response Filters
AUTORES: Diego Jaccottet; Eduardo Costa; Levent Aksoy ; Paulo Flores ; Jose Monteiro ;
PUBLICAÇÃO: 2010, FONTE: 18th IEEE/IFIP International Conference on VLSI and System-on-Chip in PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP
INDEXADO EM: Scopus WOS CrossRef
Página 5 de 8. Total de resultados: 79.