Randomised Multi-Modulo Residue Number System Architecture for Double-And-Add to Prevent Power Analysis Side Channel Attacks

AuthID
 P-008-E5N
4
Author(s)
Jayasinghe, D
·
Document Type
Article
Year published
2013
Published
in IET CIRCUITS DEVICES & SYSTEMS, ISSN: 1751-858X
Volume: 7, Issue: 5, Pages: 283-293 (11)
Indexing
Wos®
Scopus®
Dblp®/pt/publications/view/276661
Crossref®
Google Scholar®
Publication Identifiers
Dblp: journals/iet-cds/AmbrosePJS13
Scopus: 2-s2.0-84884306303
Wos: WOS:000326402900008
Source Identifiers
ISSN: 1751-858X
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas instituições

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service