A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses

AuthID
P-00A-4B4
3
Author(s)
Tipo de Documento
Article
Year published
2015
Publicado
in ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, ISSN: 1936-7406
Volume: 7, Número: 4, Páginas: 29:1-29:20 (20)
Indexing
Publication Identifiers
DBLP: journals/trets/PaulinoFC15
SCOPUS: 2-s2.0-84911387509
Wos: WOS:000350529900002
Source Identifiers
ISSN: 1936-7406
Export Publication Metadata
Citações
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.



CORE Conference
No information about CORE Rank

During the preprocessing phase, only publications of type 'Proceedings Paper' or 'Proceedings' are automatically processed to identify their CORE Rank.

TIP: If your publication's CORE Rank is missing, you can contact with your institutional manager to have the correct ranking manually added to the record.

Journal Factors
Oops! It looks like you don't have access to this content.

This section is restricted to uses with b-on access.