A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses

AuthID
 P-00A-4B4
3
Author(s)
Document Type
Article
Year published
2015
Published
in ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, ISSN: 1936-7406
Volume: 7, Issue: 4, Pages: 29:1-29:20 (20)
Indexing
Wos®
Scopus®
Dblp®/en/publications/view/332132
Crossref®3
Google Scholar®
Publication Identifiers
Dblp: journals/trets/PaulinoFC15
Scopus: 2-s2.0-84911387509
Wos: WOS:000350529900002
Source Identifiers
ISSN: 1936-7406
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service