11
TITLE: Using multi-threshold threshold gates in RTD-based logic design: A case study  Full Text
AUTHORS: Pettenghi, H; Avedillo, MJ; Quintana, JM;
PUBLISHED: 2008, SOURCE: Microelectronics Journal, VOLUME: 39, ISSUE: 2
INDEXED IN: Scopus CrossRef
IN MY: ORCID
12
TITLE: A novel contribution to the RTD-based threshold logic family
AUTHORS: Pettenghi, H; Avedillo, MJ; Quintana, JM;
PUBLISHED: 2008, SOURCE: 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008 in Proceedings - IEEE International Symposium on Circuits and Systems
INDEXED IN: Scopus CrossRef
IN MY: ORCID
13
TITLE: Non return mobile logic family
AUTHORS: Pettenghi, H; Avedillo, MJ; Quintana, JM;
PUBLISHED: 2007, SOURCE: 2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007 in Proceedings - IEEE International Symposium on Circuits and Systems
INDEXED IN: Scopus
IN MY: ORCID
14
TITLE: Self-latching operation of MOBILE circuits using series-connection of RTDs and transistors
AUTHORS: Avedillo, MJ; Quintana, JM; Pettenghi, H;
PUBLISHED: 2006, SOURCE: IEEE Transactions on Circuits and Systems II: Express Briefs, VOLUME: 53, ISSUE: 5
INDEXED IN: Scopus CrossRef
IN MY: ORCID
15
TITLE: Increased logic functionality of clocked series-connected RTDS
AUTHORS: Avedillo, MJ; Quintana, JM; Pettenghi Roldan, H;
PUBLISHED: 2006, SOURCE: IEEE Transactions on Nanotechnology, VOLUME: 5, ISSUE: 5
INDEXED IN: Scopus CrossRef
IN MY: ORCID
16
TITLE: Single phase clock scheme for mobile logic gates  Full Text
AUTHORS: Pettenghi, H; Avedillo, MJ; Quintana, JM;
PUBLISHED: 2006, SOURCE: Electronics Letters, VOLUME: 42, ISSUE: 24
INDEXED IN: Scopus CrossRef
IN MY: ORCID
17
TITLE: Self-latching operation limits for MOBILE circuits
AUTHORS: Quintana, JM; Avedillo, MJ; Pettenghi, H;
PUBLISHED: 2006, SOURCE: ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems in Proceedings - IEEE International Symposium on Circuits and Systems
INDEXED IN: Scopus
IN MY: ORCID
18
TITLE: Logic models supporting the design of MOBILE-based RTD circuits  Full Text
AUTHORS: Avedillo, MJ; Quintana, JM; Pettenghi, H;
PUBLISHED: 2005, SOURCE: IEEE 16th International Conference on Application-Specific Systems, Architectures, and Processors, ASAP 2005 in Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors
INDEXED IN: Scopus CrossRef
IN MY: ORCID
19
TITLE: New circuit topology for logic gates based on RTDs
AUTHORS: Pettenghi, H; Avedillo, MJ; Quintana, JM;
PUBLISHED: 2005, SOURCE: 2005 5th IEEE Conference on Nanotechnology in 2005 5th IEEE Conference on Nanotechnology, VOLUME: 1
INDEXED IN: Scopus CrossRef
IN MY: ORCID
20
TITLE: Novel improved RTD-based implementation of multi-threshold logic gates
AUTHORS: Pettenghi, H; Avedillo, MJ; Quintana, JM;
PUBLISHED: 2005, SOURCE: 2005 PhD Research in Microelectronics and Electronics Conference in 2005 PhD Research in Microelectronics and Electronics - Proceedingsof the Conference, VOLUME: I
INDEXED IN: Scopus CrossRef
IN MY: ORCID
Página 2 de 3. Total de resultados: 24.